

#4  
2-183  
12-11-03

F-6810

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE



Applicant : Kenji SHIGEKI, et al.  
Serial No. : 09/772,027  
Filed : January 29, 2001  
For : LOGIC INTEGRATED CIRCUIT, AND  
RECORDING MEDIUM READABLE BY A  
COMPUTER, WHICH STORES A SOURCE OF  
CPU CORE ON SAID LOGIC INTEGRATED  
CIRCUIT

RECEIVED

Group Art Unit : UNKNOWN  
Examiner : UNKNOWN

DEC 04 2003

Technology Center 2100


Certificate of Mailing Under 37 CFR 1.8

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to Mail Stop DD, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on November 24, 2003.

C. Bruce Hamburg  
(Name)

[Signature]  
(Signature)

Mail Stop DD  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450



INFORMATION DISCLOSURE STATEMENT

Sir:

Submitted herewith is an Information Disclosure Citation together with copies of the documents referred to therein. The degree of relevance of the


documents referred to in the Information Disclosure Citation is set forth in the Partial European Search Report also submitted herewith.

I hereby certify that each item of information contained in the Information Disclosure Citation was first cited in any communication from a foreign Patent Office in a counterpart foreign application not more than three months prior to the filing of the Information Disclosure Statement.

Respectfully submitted,


Jordan and Hamburg LLP

By



C. Bruce Hamburg  
Reg. No. 22,389  
Attorney for Applicants

Jordan and Hamburg LLP  
122 East 42nd Street  
New York, New York 10168  
(212) 986-2340



RECEIVED

DEC 04 2003

Technology Center 2100

F-6810

Form PTO-1449 (Rev. 7-80) 42-44F (F-49)		U.S. Department of Commerce Patent and Trademark Office		Atty. Docket No.: F-6810		Serial No.: 09/772,027	
INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)				Applicant: Kenji SHIGEKI, et al.			
				Filing Date: January 29, 2001		Group:	
U.S. PATENT DOCUMENTS							
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
FOREIGN PATENT DOCUMENTS							
		Document Number	Date	Country	Class	Subclass	Translation
							Yes No
		91 11765	8/8/1991	WO			N
		0 926 589	6/30/1999	EP			N
TRANSLATION KEY: * English Abstract. <sup>F</sup> Concise statement of relevance provided in foreign search report. <sup>C</sup> Concise statement of relevance provided in specification. <sup>S</sup> Concise statement of relevance provided in IDS. <sup>P</sup> Relevant portion of reference translated. <sup>O</sup> English abstract only - copy of reference in pct search.							
OTHER INFORMATION DISCLOSURE CITATIONS (Including Author, Title, Date, Pertinent Pages, Etc.)							
		9/28/1993 A High-Speed RISC CPU Using the QL16x24 FPGA Bruce Kleinman et al. WESCON/'93. Conference Record, San Francisco, CA, USA pages 245-250					
EXAMINER				DATE CONSIDERED			
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							